AMD Memory Tweak Tool (GDDR5/HBM/HBM2 Based GPU’s): Download for WIN/LINUX
The AMD Memory Tweak Tool for Linux and Windows is an interesting new tool for changing the graphics memory time of AMD GPUs, so you no longer need to change and update the BIOS of the GPU. The AMD Memory Tweak tool supports GDDR5 and AMD HBM / HBM2 GPUs with memory and should help increase the hash rate in memory-intensive algorithms such as Ethash, for example. The AMD Memory Tweak tool is similar to the ETHlargementPill for Nvidia GDDR5X-based GPUs in terms of idea and functionality. The software is open source and completely free to use.
Support
- GDDR5 Based AMD GPU’s
- HBM/HBM2 Based AMD GPU’s
Prerequisites:
- Linux / Windows (x64 bit)
- pciutils-dev | libpci-dev
- build-essential
WINDOWS
LINUX
$ git clone https://github.com/Eliovp/amdmemorytweak
$ cd amdmemorytweak/linux
$ g++ AmdMemTweak.cpp -lpci -lresolv -o amdmemtweak
Startup example:
$ sudo ./amdmemtool --i 0,3,5 --faw 100 --RFC 100
Usage & Instructions
- Global command line options
Command | User Input | Extra Info |
---|---|---|
– -help | Show this output | |
– -version|–v | Show version info | |
– -gpu|- -i | Comma-Seperated gpu indices | Selected device(s) |
– -current | List current twiming values |
- Command line options: (HBM2)
Command | User Input | Extra Info |
---|---|---|
– -CL|- -cl | [value] | Cas Latency |
– -RAS|- -ras | [value] | Active to PRECHARGE command period |
– -RCDRD|- -rcdrd | [value] | Active to READ command delay |
– -RCDWR|- -rcdwr | [value] | Active to WRITE command delay |
– -RC|- -rc | [value] | Active to Active command period |
– -RP|- -rp | [value] | Precharge command period |
– -RRDS|- -rrds | [value] | Active bank A to Active or Single bank Refresh bank B command delay different bank group |
– -RRDL|- -rrdl | [value] | Active bank A to Active or Single Bank Refresh bank B command delay same bank group |
– -RTP|- -rtp | [value] | Read to precharge delay |
– -FAW|- -faw | [value] | Four Active Window |
– -CWL|- -cwl | [value] | |
– -WTRS|- -wtrs | [value] | Write to read delay |
– -WTRL|- -wtrl | [value] | tWTR = tWTRL when bank groups is enabled and both WRITE and READ |
– -WR|- -wr | [value] | Write Recovery Time |
– -RREFD|- -rrefd | [value] | |
– -RDRDDD|- -rdrddd | [value] | |
– -RDRDSD|- -rdrdsd | [value] | |
– -RDRDSC|- -rdrdsc | [value] | |
– -RDRDSCL|- -rdrdscl | [value] | |
– -WRWRDD|- -wrwrdd | [value] | |
– -WRWRSD|- -wrwrsd | [value] | |
– -WRWRSC|- -wrwrsc | [value] | |
– -WRWRSCL|- -wrwrscl | [value] | |
– -WRRD|- -wrrd | [value] | |
– -RDWR|- -rdwr | [value] | |
– -REF|- -ref | [value] | Average Periodic Refresh Interval |
– -MRD|- -mrd | [value] | Mode Register Set command cycle time |
– -MOD|- -mod | [value] | Mode Register Set command update delay |
– -XS|- -xs | [value] | Self refresh exit period |
– -XSMRS|- -xsmrs | [value] | |
– -PD|- -pd | [value] | Power down entry to exit time |
– -CKSRE|- -cksre | [value] | Valid CK Clock required after self refresh or power-down entry |
– -CKSRX|- -cksrx | [value] | Valid CK Clock required before self refresh power down exit |
– -RFCPB|- -rfcpb | [value] | |
– -STAG|- -stag | [value] | |
– -XP|- -xp | [value] | |
– -CPDED|- -cpded | [value] | |
– -CKE|- -cke | [value] | |
– -RDDATA|- -rddata | [value] | |
– -WRLAT|- -wrlat | [value] | |
– -RDLAT|- -rdlat | [value] | |
– -WRDATA|- -wrdata | [value] | |
– -CKESTAG|- -ckestag | [value] | |
– -RFC|- -rfc | [value] | Auto Refresh Row Cycle Time |
- Command line options: (HBM)
Command | User Input | Extra Info |
---|---|---|
– -CKSRE|- -cksre | [value] | |
– -CKSRX|- -cksrx | [value] | |
– -CKE_PULSE|- -cke_pulse | [value] | |
– -CKE|- -cke | [value] | |
– -SEQ_IDLE|- -seq_idle | [value] | |
– -CL|- -cl | [value] | CAS to data return latency |
– -W2R|- -w2r | [value] | Write to read turn |
– -R2R|- -r2r | [value] | Read to read time |
– -CCDL|- -ccdl | [value] | Cycles between r/w from bank A to r/w bank B |
– -R2W|- -r2w | [value] | Read to write turn |
– -NOPR|- -nopr | [value] | Extra cycle(s) between successive read bursts |
– -NOPW|- -nopw | [value] | Extra cycle(s) between successive write bursts |
– -RCDW|- -rcdw | [value] | # of cycles from active to write |
– -RCDWA|- -rcdwa | [value] | # of cycles from active to write with auto-precharge |
– -RCDR|- -rcdr | [value] | # of cycles from active to read |
– -RCDRA|- -rcdra | [value] | # of cycles from active to read with auto-precharge |
– -RRD|- -rrd | [value] | # of cycles from active bank a to active bank b |
– -RC|- -rc | [value] | # of cycles from active to active/auto refresh |
– -MRD|- -mrd | [value] | |
– -RRDL|- -rrdl | [value] | |
– -RFC|- -rfc | [value] | Auto-refresh command period |
– -TRP|- -trp | [value] | Precharge command period |
– -RP_WRA|- -rp_wra | [value] | From write with auto-precharge to active |
– -RP_RDA|- -rp_rda | [value] | From read with auto-precharge to active |
– -WDATATR|- -wdatatr | [value] | |
– -T32AW|- -t32aw | [value] | |
– -CRCWL|- -crcwl | [value] | |
– -CRCRL|- -crcrl | [value] | |
– -FAW|- -faw | [value] | |
– -PA2WDATA|- -pa2wdata | [value] | |
– -PA2RDATA|- -pa2rdata | [value] | |
– -REF|- -ref | [value] | Refresh Rate |
– -ENB|- -enb | [value] | |
– -CNT|- -cnt | [value] | |
– -TRC|- -trc | [value] |
- Command line options: (GDDR5)
Command | User Input | Extra Info |
---|---|---|
– -CKSRE|- -cksre | [value] | |
– -CKSRX|- -cksrx | [value] | |
– -CKE_PULSE|- -cke_pulse | [value] | |
– -CKE|- -cke | [value] | |
– -SEQ_IDLE|- -seq_idle | [value] | |
– -CL|- -cl | [value] | CAS to data return latency |
– -W2R|- -w2r | [value] | Write to read turn |
– -R2R|- -r2r | [value] | Read to read time |
– -CCDL|- -ccdl | [value] | Cycles between r/w from bank A to r/w bank B |
– -R2W|- -r2w | [value] | Read to write turn |
– -NOPR|- -nopr | [value] | Extra cycle(s) between successive read bursts |
– -NOPW|- -nopw | [value] | Extra cycle(s) between successive write bursts |
– -RCDW|- -rcdw | [value] | # of cycles from active to write |
– -RCDWA|- -rcdwa | [value] | # of cycles from active to write with auto-precharge |
– -RCDR|- -rcdr | [value] | # of cycles from active to read |
– -RCDRA|- -rcdra | [value] | # of cycles from active to read with auto-precharge |
– -RRD|- -rrd | [value] | # of cycles from active bank a to active bank b |
– -RC|- -rc | [value] | # of cycles from active to active/auto refresh |
– -RFC|- -rfc | [value] | Auto-refresh command period |
– -TRP|- -trp | [value] | Precharge command period |
– -RP_WRA|- -rp_wra | [value] | From write with auto-precharge to active |
– -RP_RDA|- -rp_rda | [value] | From read with auto-precharge to active |
– -WDATATR|- -wdatatr | [value] | |
– -T32AW|- -t32aw | [value] | |
– -CRCWL|- -crcwl | [value] | |
– -CRCRL|- -crcrl | [value] | |
– -FAW|- -faw | [value] | |
– -PA2WDATA|- -pa2wdata | [value] | |
– -PA2RDATA|- -pa2rdata | [value] | |
– -RAS|- -ras | [value] | |
– -ACTRD|- -actrd | [value] | |
– -ACTWR|- -actwr | [value] | |
– -RASMACTRD|- -rasmactrd | [value] | |
– -RASMACWTR|- -rasmacwtr | [value] | |
– -RAS2RAS|- -ras2ras | [value] | |
– -RP|- -rp | [value] | |
– -WRPLUSRP|- -wrplusrp | [value] | |
– -BUS_TURN|- -bus_turn | [value] | |
– -REF|- -ref | [value] | Refresh Rate |
GitHub: https://github.com/Eliovp/amdmemorytweak/
Recommended Related Articles:
- AMD Memory Tweak XL (AMD GPU VRAM Performance Improvement)
- AMD / ATI Pixel Clock v1.4.7 (Atikmdag Patcher)
- SRBPolaris V3.5 – Program for editing BIOS on AMD RX4XX and RX5XX cards
- OverdriveNTool — tool for AMD
- WattTool v0.92: A Simple Tool for Overclocking and Configuring VRM for the RX 400
- ATIFlash / ATI WinFlash 2.9.3 (BIOS flashing)
- [NoDevFee] How to disable DevFee (commission) in the miner
Read more articles about cryptocurrencies and mining at CRAZY-MINING.ORG
Do you like to read similar articles about cryptocurrencies and mining, do you want to support me as an author or ask questions? Be the first to know the news, subscribe to my telegram channel
CRYPTO WIKIES
cho thuê
I have been browsing on-line greater than 3 hours nowadays,
yet I never found any fascinating article like yours.
It’s pretty price enough for me. Personally, if all website owners and bloggers made good content as
you did, the net will probably be much more helpful than ever before.
1 comment